

WHAT IS CLAIMED IS:

1. A method for forming bit lines of a semiconductor device, comprising the steps of:

5 forming a plurality of word lines and dopant areas on a semiconductor substrate;

 forming a first inter-insulation layer on the substrate including the word lines, the first inter-insulation layer including landing plug contacts exposing a part of each
10 dopant area;

 forming landing plugs for embedding the landing plug contacts;

 forming second and third inter-insulation layers in that order on a front surface of the substrate including the
15 landing plugs;

 forming bit line contacts for exposing the landing plugs by etching of the third and second inter-insulation layers; and

 forming bit lines for embedding the bit line contacts.

20

2. A method as claimed in claim 1, wherein the word lines each include a gate insulation layer, a gate electrode and a hard mask, the gate electrode having a structure of any one of a combination of polycrystalline silicon layer and a

tungsten silicide layer, and a tungsten layer.

3. A method as claimed in claim 1, wherein the step of forming bit line contacts comprises the sub-steps of:

5 forming photosensitive layer pattern on the fourth inter-insulation layer, areas for the bit line contacts being defined on the photosensitive layer pattern;

 forming a fourth inter-insulation layer pattern by etching of the fourth inter-insulation layer using the
10 photosensitive layer pattern as a mask;

 removing the photosensitive layer pattern; and

 forming the bit line contacts for exposing the landing
 plug contacts by etching of the third and second inter-
 insulation layers using the fourth inter-insulation layer
15 pattern as a mask.

4. A method as claimed in claim 1 or 3, wherein the third inter-insulation layer makes use of any one of an HTO (High Temperature Oxide) layer and a silicon-nitride layer,
20 and the fourth inter-insulation layer makes use of a material having an etching ratio different from that of the second inter-insulation layer.

5. A method as claimed in claim 1 or 4, wherein the

third inter-insulation layer is made of any one of BPSG (Boro-Phosphor-Silicate Glass) and TEOS (Tetra-Ethyl-Ortho-Silicate).

5 6. A method as claimed in claim 1, wherein the bit line contact holes are formed in a self-align contact mode.

 7. A method as claimed in claim 1, wherein the bit lines are of any one of a combination of polysilicon with tungsten-
10 silicide, and a metallic substance.